PCT/CA 2004/001571 BEST AVAILABLE COPY 08 NOVEMBER 2004 08.11.04 HIDE UNITED STRABES (DEANYORR (OX <u> TO ALL TO WHOM THESE: PRESENTS SHALL COME;</u> UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office REC'D 0 1 DEC 2004 September 09, 2004 WIPO POT THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE UNDER 35 USC 111. APPLICATION NUMBER: 60/498,582 FILING DATE: August 29, 2003 **PRIORITY** DOCUMENT COMPLIANCE WITH RULE 17.1(a) OR (b)

By Authority of the

COMMISSIONER OF PATENTS AND TRADEMARKS

Certifying Officer

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. PROVISIONAL APPLICATION FOR PATENT COVER SHEET

This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53(c).

3		
Express Mail Label No.	 	

		INVENTOR	(S)			
Given Name (first and midd	le (if any)	Family Name or Surname		(City ar	-	esidence State or Foreign Country)
MARCEL		LAPOINTE		GATIN	IEAU, C	UEBEC, CANADA
Additional inventors are bel	entors are being named on theseparately numbered sheets attached hereto		ereto			
	TIT	LE OF THE INVENTION (500 character	rs max)		
OPERATING FREQUENCY REDUCTION I						
Direct all correspondence to	o: CORR	RESPONDENCE ADDRESS				
Customer Number:	27220					
OR						
Firm or Individual Name						
Address	· · · · · · · · · · · · · · · · · · ·	<u> </u>	 	···········		~··
Address						
City			State	1	Zip	
			Telephone		Fax	·
Country				140.4		
	ENCLO	SED APPLICATION PAR	KIS (cneck al	tnat apply)		
Specification Number	r of Pages _7			CD(s), Numbe	r	
Drawing(s) Number of	of Sheets 10			Other (specify)		
Application Date She		<u> </u>	-	Color (opcol)		
		OR THIS PROVISIONAL API	PLICATION FOR	RPATENT		
5-2					FILIN	G FEE
			Amount (\$)			
A check or money order is enclosed to cover the filing fees.			l			
The Director is herby authorized to charge filing fees or credit any overpayment to Deposit Account Number: 501456 \$80.00			0.00			
Payment by credit card. Form PTO-2038 is attached.				***		
Payment by credit of	ard. Form PTO-20	38 is attached.				
The invention was made b		United States Government of	r under a contra	ct with an agen	icy of the	
1	166					
No.						
Yes, the name of the	U.S. Government	agency and the Government	contract numbe	r are:		
	9) IPace 1 d	of 21			
Respectfully submitted SIGNATURE TYPED or PRINTED NAME George E. FISK		~ - 1	Date August		03	
			REGISTRATIO	ON NO.	22,243	
			(if eppropriate) Docket Number. 102003-4			
TELEPHONE 1-613-78	38-2242					

USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT

This collection of information is required by 37 CFR 1.51. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 8 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form end/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop Provisional Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

OPERATING FREQUENCY REDUCTION FOR TRANSVERSAL FIR FILTER

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to allowing double-edge clocking and reducing frequency of operation in high-speed analog circuitry. More particularly, the present invention relates to a method and a system for allowing double-edge clocking to reduce the frequency of operation of a transversal FIR filter whose general functionality can be used to implement a Feed Forward Equalizer (FFE) and a Decision Feedback Equalizer (DFE).

15

5

10

2. Description of Related Art

A standard transversal FIR filter includes serial transmitter block includes a set of delay elements, a set of respective multiplication elements, and a summing node.

20

The delay elements of the transversal filter all operate using the same clock, referred to as the High Speed Clock, which has a period T which is equal to the Unit Interval (UI) of the serial data stream. In practical applications, the delay element is implemented using a Flip-Flop that samples data present on an input on a given clock edge, and holds the data value on an output for the duration of a clock period.

25

30

In certain cases, it is advantageous to reduce the operating frequency of the clock signal for reasons of technical feasibility or power consumption optimization. It is possible to split the delay elements in the transversal filter into two groups, one of which latches data on the rising edge of the clock signal, the other latching data on the falling edge of the clock signal. This will allow a High Speed clock signal with a period T which is effectively twice the duration of a UI, it also implies that the data sample is held by the delay element for two UI.

In order to improve Bit Error Rate performance in communications systems, a transversal FIR filter is sometimes used in the receiver or the transmitter to correct for InterSymbol Interference (ISI). An FFE is commonly used in a transmitter, while a receiver will generally contain a DFE.

5

10

An FFE is an extension of a standard serializer transmit block, where data bits are shifted through delay elements to be transmitted one at a time, but with a partial contribution from other bits contained in the delay structure. An FFE serial transmitter includes a set of delay elements, a set of multipliers, and a summing node. The delay elements all operate using the same High Speed clock signal, and shift data forward on only one edge (usually rising) of the clock. An FFE requires that the output of a delay element be held for no more than one UI. Thus, the period T of the High Speed clock is generally equal to one UI for proper functionality.

15

20

A DFE receiver block is an extension of a standard serial bit receiver block. A DFE receiver block includes a slicer, a set of delay elements, a set of multipliers, and a summing node. The slicer and delay elements all operate using the same High Speed clock signal, and sample data on only one edge (usually rising) of the clock. A DFE requires that the data sample be held at the output of a delay element for not more than one UI. Thus, in order for a DFE receiver block to function correctly, the period T of the High Speed clock signal must be equal to the Unit Interval of the incoming data stream.

25

In both the case of the FFE and DFE, increasing the High Speed clock period by a factor of two would cause a functional failure. Therefore, there is a need to have an efficient method and system that will allow a DFE to function using a double edge clocking scheme, so that the frequency of operation of the transversal filter in an FFE or DFE can be reduced.

SUMMARY OF INVENTION

The present invention provides a method and a system for using a double-edge clocking scheme and reducing the frequency of operation for a transversal FIR filter. The transversal filter consists of all analog sections. All analog sections operate in accordance with a clock signal that has a period, which is two times longer in duration than the serial data Unit Interval.

BRIEF DESCRIPTION OF THE DRAWINGS

10

5

- FIG. 1 a simplified block diagram of a serial bit stream receiver;
- FIG. 2 a simplified block diagram of a deserializer circuit that implements a double edge clocking scheme;

15

- FIG. 3 a simplified block diagram of a receiver that implements a DFE;
- FIG. 4 a simplified block diagram of a 2:1 Multiplexer;
- 20 FIG. 5 a block diagram of the embodiment of the serial bit stream receiver constructed according to the present invention;
 - FIG. 6 a block diagram of the exemplary implementation of the combination Multiplexer/Multiplier (MUX/MUL);

- FIG. 7 a simplified block diagram of a serial bit stream transmitter;
- FIG. 8 a simplified block diagram of a transversal FIR filter;
- 30 FIG. 9 a block diagram of the embodiment of the serial bit stream transmitter constructed according to the present invention;
 - FIG. 10 a block diagram of serial transmitter with FFE.

DETAILED DESCRIPTION OF THE INVENTION

The present invention provides a method and a system for allowing the use of doubleedge clocking to reduce the frequency of operation of a transversal FIR filter structure.

The invention comprises of a set of 2:1 multiplexers used in combination with a set of multiplier sub-blocks contained in a transversal FIR filter.

In order to appreciate the advantages of the present invention, it will be beneficial to describe the invention in the context of an exemplary 10Gb/s Serializer/Deserializer (SerDes) receiver block.

FIG. 8 represents a general transversal FIR filter, where the data present at 800 is shifted forward every time T, which is represented by the delay elements 810, where the shifted and delayed data is represented by 802. As the data passes through the filter, data present at 800 and 802 is multiplied by a respective factor at 804. All of the products are summed up at 806, to generate the output of the filter 808. A transversal FIR filter requires that the data sample be held at the output of a delay element for not more than T.

In FIG. 7 a transmitter is represented as a standard serial bit stream shifter, where the data present at 708 is shifted toward the output 704 through the delay elements 706. The High Speed clock at 700 has a period T that is equal to the data UI, where for a 10Gb/s application, is represented by the value 100ps.

FIG. 10 represents a transmitter with Feed Forward Equalization capability. Serial data is presented at 1000 and is shifted through delay elements 1004, on the rising edge of clock 1002, which has a specific period T. The bits are held at the output of delay elements 1014 for duration equal to clock period T, and the bit value is multiplied by the co-efficient factor 1008, by multiplier 1006. The multiplier outputs 1016 are all summed at 1010 to generate the transmitter output 1012.

5

15

20

25

In FIG.1 a receiver is represented as a standard serial bit stream receiver, where the data present at 100 has a UI of 100ps for a data rate of 10Gb/s. The High Speed Clock at 102 has a period T that is equal to the data UI, where for a 10Gb/s application, is represented by the value 100ps. The slicer 104 and delay elements 106 are active on the rising edge of the high speed clock. The depth of the serial FIFO, or number of delay elements is determined by the particular application.

In FIG. 2 the receiver FIFO is modified to accommodate a high speed clock 112 that has a period T that is equal to two times the data UI at 110. This means that both edges of the clock are used to latch incoming data, so there needs to be two classes of slicer and delay elements. Slicer 114 and delay elements 118 are active on the rising edge of the clock, while slicer 116 and delay elements 120 are active on the falling edge of the clock. The overall functionality of this receiver is equivalent to that described in FIG. 1, except that the receive clock frequency 112 is half that of 102.

15

20

5

10

The receiver in FIG. 3 represents a standard Decision Feedback Equalizer scheme, where the serial data input 200 is combined with contributions from past bit decisions made by slicer 210, and which are held for one UI by delay elements 214. The data bits 216 held by the delay elements are multiplied by respective co-efficient factors 212, and all the products 218 are summed together at summing node 208. The summing node value is fed back to the data path and subtracted from the incoming data stream at 204 to produce the composite equalized slicer input 206. In this scheme, the high speed clock 202 has a period T that is equal to one UI.

25

In the present embodiment of the current invention, a 2:1 multiplexer 408, as described in FIG. 4, having two inputs 400 and 402, and one output 406, the value of such an output being determined by the polarity of the selector 404, is used to reduce the high speed clock frequency of a transversal FIR filter without affecting the intended theoretical functionality.

30

In FIG. 9, a transmitter using the current invention is described. There are two sets of delay elements which are introduced. Delay elements 906 are active on the rising edge of high speed clock 900 and delay elements 908 are active on the falling edge of the high speed clock, and will clock in data from 904 and 902 respectively. Since both

edges of the clock are used, the clock period T of 900 can be increased to 2 times the data UI at 930. This means that all delay elements will hold their corresponding data bit 932 or 934 for two UI. The 2:1 multiplexer 916 is then used to correct this problem, by using the high speed clock as a select input at 914, it will feed the corresponding multiplier 922 with the correct data bit 932 or 934, depending on the clock polarity, for the appropriate time of only one UI. The products 924 are summed at 926, the result of which will be the transmitter output 930.

In FIG. 5, a receiver using the current invention is described. There are two sets of slicers and delay elements which are introduced. Slicer 508 and delay elements 520 are active on the rising edge of high speed clock 502 and slicer 509 and delay elements 522 are active on the falling edge of the high speed clock. Since both edges of the clock are used, the clock period T of 502 can be increased to 2 times the data UI at 500. This means that all slicers and delay elements will hold their corresponding data bit 518 or 526 for two UI. The 2:1 multiplexer 516 is then used to correct this problem, by using the high speed clock as a select input at 524, which will feed the corresponding multiplier 514 with the correct data bit 518 or 526, for the appropriate time of only one UI. The products 528 are summed at 510 and fed back at 504 to produce the equalized slicer input 506.

20

25

15

5

10


In FIG. 6, sub-blocks 516 and 514, including all related inputs and outputs, are combined to define a Multiplexer/Multiplier (MUX/MUL) 614, which has co-efficient input 600, data select input 602, input data zero 606, and input data one 604, as inputs, and output product 608. Combining the multiplexer and multiplier into a single block will further optimize power consumption in the circuit, as well as related silicon area.


ABSTRACT

A method for allowing double-edge clocking and to reduce the frequency of operation
for a transversal Finite Impulse Response (FIR) filter. The transversal FIR filter
consists of analog sections. All analog sections operate in accordance with a clock.

	•
	· · · .
FIG. 1	
	·
104 106 106 106	
100 - 108 1 108 1 108	
I Joz	
	1
	•
	:
· 1775	
Sheet 1/10	
-Operating Frequency Reduction BOC Transversal	•
FIR FLIERS	•
·	
	ı


ţ






Sheet 3/10


Operating Frequency Reduction for Transversal FIR FILTER.




וייטהו

	•
•	
•	•
· ·	
E16. 7	
j	
106	
0.00	·
702 707 707	
700	
Sheet 7/10	
	•
Operating Frequency Reduction for Transversal	
, management of the contract o	·
· · · · · · · · · · · · · · · · · · ·	
`	







:

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☑ BLACK BORDERS
M IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ other:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.